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Abstract 
Fast calculation of quantities such as in-cylinder volume and indicated power is important in 
internal combustion engine research. Multiple channels of data including crank angle and pressure 
were collected for this purpose using a fully instrumented diesel engine research facility.  Currently, 
existing methods use software to post-process the data, first calculating volume from crank angle, 
then calculating the indicated work and indicated power from the area enclosed by the pressure-
volume indicator diagram. Instead, this work investigates the feasibility of achieving real-time 
calculation of volume and power via hardware implementation on Field Programmable Gate Arrays 
(FPGAs). Alternative hardware implementations were investigated using lookup tables, Taylor 
series methods or the CORDIC (CoOrdinate Rotation DIgital Computer) algorithm to compute the 
trigonometric operations in the crank angle to volume calculation, and the CORDIC algorithm was 
found to use the least amount of resources. Simulation of the hardware based implementation 
showed that the error in the volume and indicated power is less than 0.1%. 
Keywords: FPGAs, CORDIC, internal combustion engine, volume, crank-angle, trigonometric.  
Introduction 
 
The Biofuel Engine Research Facility (BERF) at Queensland University of Technology has fully 
instrumented diesel engines which are used in the investigation of alternative fuels and emission 
mitigating technologies (Surawski et al, 2010). Advanced engine research using the BERF facility 
requires high speed data acquisition and real time processing of data such as crank angle, in-
cylinder volume and in-cylinder pressure. Existing methods used in the BERF employ software to 
post-process the data; however, investigations using the facility would greatly benefit from real-
time display of important information, primarily for troubleshooting purposes. Additionally, typical 
requirements are that the maximum error in calculated results be no greater than 0.1%.   
  
Recently, the use of Field Programmable Gate Array (FPGA) hardware has been implemented in 
alternative fuel research to effectively communicate crank angle data in real time to an engine’s 
electronic control unit (ECU) for effective control of methane injection (Carlucci et al., 2008). In 
this work, we investigate the feasibility of achieving accurate, real-time calculation of in-cylinder 
volume and indicated power by extending the use of FPGA hardware for the real time 
implementation of an in-cylinder pressure-volume indicator diagram, in part to support current 
innovative research on the combustion resonance of diesel engines (Bodisco et al., 2012). To this 
end, BERF engines were used for a case study to implement FPGA processing of collection of 
crank angle and in-cylinder pressure data at a sampling rate of 200 kHz with 16 bit resolution. The 
collected crank angle readings are used to compute the in-cylinder volume, which then allows for 
the calculation of the indicated work from the area enclosed by the in-cylinder pressure-volume 
indicator diagram.   
In this paper, we first show how volume is calculated from crank angle, and then discuss three 
methods of implementing the required trigonometric functions in hardware, namely: lookup tables 
(LUTs); the Taylor series; and, the CoOrdinate Rotation DIgital Computer (CORDIC) algorithm.  
The realisation of these three methods in modules using the VHDL hardware description language 
is then discussed, the alternative implementations tested, and the results compared in terms of 
speed, accuracy and hardware utilisation.  
Calculation of Engine Parameters 
 
Some of the key characteristics used to assess whether an engine is working as desired are indicated 
power, indicated torque, and indicated mean effective pressure.  Computation of these 
characteristics requires knowledge of the indicated work done by the engine over an engine cycle.  
The latter is found from the area enclosed by in-cylinder pressure-volume indicator diagram.  In-
cylinder volume cannot be directly measured, and must be determined from knowledge of the crank 
angle position of the piston – a directly measurable quantity.   
The following converts the measured crank angle () to in-cylinder volume (Heywood, 1988): 
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Note: Since the inputs are in millimeters the resulting volume must be multiplied by 10
-9
. 
Since the division operation is resource expensive to implement in VHDL, the above equation is re-
expressed as follows: 
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The above modified equation now involves add, multiply and trigonometric operators only, and the 
main difficulty concerns the implementation of the trigonometric operations in VHDL. Three 
methods have been investigated here: LUTs; the Taylor series; and, the CORDIC algorithm. 
Lookup Tables 
 
A LUT is a data structure used to replace computation with an indexing operation.  The values of 
sin, cos and sin
-1
 are pre-calculated and stored in block RAM, and an input angle, , is scaled to 
index into the table.  
Taylor Series 
 
Taking the Taylor series approximation about zero for the sin, cos and sin
-1
 functions (see e.g. 
Kreysig, 1999), and truncating to the first five non-zero terms results in:   
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To again avoid implementing division operations in VHDL, the floating point values of the 
coefficients are pre-computed and, additionally, factorisation is employed to lower usage of the 
usually limited number of multipliers available on the FPGA.  This results in the following 
equations for implementing sin, cos and sin
-1
: 
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CORDIC Algorithm 
 
The CORDIC algorithm enables computation of trigonometric functions using only shift and add 
operators, eliminating the need for complex multipliers (Andraka, 1998).  The algorithm is derived 
from the rotation of a vector by an angle  via: cos sin ;   cos sin .x x y y y x         If 
the rotated vector is of unit length and begins on the positive x-axis, then x and y represent cos  
and sin  respectively.  Using an iterative approach, the above can be re-arranged as: 
     costan     ;costan 11 iiiiii xyyyxx    
If the rotation angles are restricted so that tan  = ±2-i, multiplication by the tan term is reduced to a 
shift operation.  Rotation by any arbitrary angle can be obtained by a series of smaller rotations, 
with a decision variable di determining the direction of rotation at each iteration. The iterative 
equations now become: 
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The CORDIC algorithm is operated in one of two modes.  The first so-called rotation mode rotates 
the input vector by an angle provided as an argument.   This mode would normally be used to find 
sin and cos of a given angle, .  For rotation mode, the CORDIC equations are: 
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In rotation mode, the angle accumulator zi is initialised with the desired rotation angle, .   After n 
iterations, zn should equal 0, while xn and yn contain cos() and sin().   Note that the Ki scale 
constant has been dropped; this means that the algorithm will have a gain of: 
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which must be compensated for.  Therefore, in order to find cos() and sin(), the CORDIC 
variables should be initialised as follows:  
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The second so-called vectoring mode can be used to determine sin
-1
(a).  In this case, the algorithm 
starts with a unit vector on the positive x-axis, which is rotated until its y component equals the 
input argument, a.  The CORDIC equations are the same as in Equation (6), but the equation for the 
decision variable is now: 
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and initialization is via Equation (7) except that 1 0iz    for this mode. After n iterations, the angle 
accumulator zn should contain the value of sin
-1
(a). Note that the CORDIC algorithm as described is 
limited to angles between –π/2 and π/2, due to the use of 20 in the first iteration.  For angles outside 
this range, an initial rotation at the start of the iteration process can be used to correct for this. 
FPGA Implementation 
 
Crank Angle to Volume Module 
 
This module implements the crank angle to in-cylinder volume calculation of Equation (2).  A block 
diagram of the entity for the crank angle to in-cylinder volume module is shown in Figure 1(a).  The 
module has four inputs: the crank angle in the range 0 to 4π; clock; enable and reset; and, one 
output, in-cylinder volume.   
The flow of data through the architecture of the module is shown in Figure 1(b).   To enable as high 
a clock frequency as possible, the process is pipelined using registers between each arithmetic and 
trigonometric operation.  For this reason REG2 is an array which stores and shifts the output of the 
first cosine operation, so that it can be fed back into the process where required. 
Range Reduction Module 
 
The Range Reduction Module reduces the crank angle range from [0,4π] to [0,π/2]. It then 
instantiates the SIN and COS Modules to find the sin and cosine of the range reduced angle before 
quadrant mapping.    
SIN/COS and ASIN Modules 
 
Block diagrams of the entities for the SIN/COS and ASIN Modules are shown in Figures 1(c) and 
(d).  These entities are identical, whether the method of implementation uses LUTs, the Taylor 
series, or the CORDIC algorithm. For each method, the architecture will differ.  
SIN/COS and ASIN Architecture – Lookup Tables 
 
A block diagram for the architecture of the LUT for SIN, COS and ASIN is shown in Figure 1(e).  
The lookup table consists of 4×2
16
 16 bit values.   
SIN/COS and ASIN Architecture – Taylor Series 
 
The Taylor series uses Equations (3-5) to calculate sin, cos and asin.  The block diagram for the 
architecture of the Taylor Series for sin is shown in Figure 2.  The Power Block is used to calculate 
x, x
2
 and x
3
 used by the Taylor series. The architecture for asin is the same as sin, except that 
constants S1-S4 are replaced by constants A1-A4.  For cos, the architecture is similar to sin, except 
that constants C1-C4 are used, and only the x
2
 output of the Power Block is used. 
SIN/COS and ASIN Architecture – CORDIC Algorithm 
 
In Figure 3, the block diagram for the architecture of the CORDIC SIN/COS module is shown 
which implements the CORDIC equations for x, y and z given in Equation (6).   In the calculation of 
the Next_Z value (zi+1), the previous value has  i 2tan 1  either added to or subtracted from it.  
Therefore the FPGA does not have to perform the tan
-1
 operation: a small LUT is used to store 
values of  i 2tan 1  for each value of i.  The calculation of the Next_X and Next_Y values (xi+1 and 
yi+1) require the previous value to be divided by 2 a number of times, depending on the iteration 
number, before being added to or subtracted from X and Y.  The division by 2 operation is done 
using the shift_right command. The ASIN module (not shown) is almost identical to the SIN/COS 
module, the main difference being in the computation of the decision variable.  For the SIN/COS 
module, the decision variable depends on whether Z > 0, while for the ASIN module, the decision 
variable depends on whether Y < T, where T is the input argument. 
Results and Discussion 
 
Hardware Utilisation and Speed 
 
The LUT method had been previously tested and was working on QUT’s Xilinx Vertex 4 platform; 
however, this hardware is currently offline.  Therefore, a Xilinx Spartan3E board was used as the 
target hardware for testing the crank angle to in-cylinder volume module.  This board only has 360 
kbits of block RAM (Xilinx 2009) and, therefore provides a suitable platform to investigate issues 
relating to resource efficiency. Initial simulation results using the Xilinx ISE showed that the 
relatively larger LUT based method required 4200 kbits of block RAM and was unable to be tested 
in hardware, whereas the Taylor Series and CORDIC algorithm were both implementable on the 
available logic resources of the Spartan3E.  Table 1 shows the number of slices and multipliers used 
in each case.  The CORDIC algorithm clearly uses less slices and multipliers than the Taylor series, 
which uses up all 20 multipliers available on the board.  The CORDIC algorithm would, therefore, 
allow more instances of the algorithm to be implemented on the target hardware simultaneously. 
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Figure 1. Crank Angle to Volume Module (a) entity, (b) architecture; entities for the (c) SIN/ 
COS Module, (d) ASIN Module; and (e) Lookup Table architecture for SIN, COS and ASIN. 
Table 1 also shows the clock delay between receiving a crank angle data value and outputting the 
computed in-cylinder volume, along with the maximum clock frequency for each method.   The 
Taylor series can complete its computation in half the number of clock cycles compared to the 
CORDIC algorithm; however, the Taylor series does have a lower maximum clock rate.  The 
maximum clock rate of both methods is sufficient to keep up with the data sampling rate of 200 
kHz. 
Table 1. Hardware Utilisation, Speed and Accuracy. 
Method Slices Multipliers 
Clk 
Delay 
Max Clk 
Freq(MHz) 
Avg Vol. 
Error(%) 
Max Vol. 
Error(%) 
Indicated 
Power(kW) 
Ind. Pwr 
Error(%) 
Taylor 
3076/ 
4656 
20/20 23 22.187 0.0062 0.0781 169.9820 0.0063 
CORD. 
1990/ 
4656 
8/20 54 31.487 0.0403 0.6148 169.9420 0.0173 
 
Accuracy 
A testbench module was written which loads a text file of crank angle data, passes it into the Crank 
Angle to Volume Module, and then saves the output in-cylinder volume data to another text file.  A 
Matlab script was written to load the in-cylinder volume data produced by both the Taylor and 
CORDIC algorithms, and compare it to the in-cylinder volume as calculated by Equation (1).   In 
addition, it uses pressure data so that the indicated power can be calculated from the area enclosed 
by the in-cylinder pressure-volume indicator diagram.  The indicated power obtained from the 
Taylor Series and CORDIC algorithm can then be compared to the known values.  Table 1 also 
shows the average and maximum in-cylinder volume error, calculated indicated power, and 
indicated power error, for the Taylor Series and CORDIC methods as compared with a software 
implementation in Matlab.  It can be seen that the CORDIC algorithm error is significantly higher 
than that of the Taylor series; however, for both methods, the maximum error in the indicated power 
is still below the desired 0.1% target.  
Figure 2. Taylor Series module architecture for SIN. 
Conclusion 
Both the Taylor series and the CORDIC algorithm are able to calculate in-cylinder volume and 
indicated power to the desired level of accuracy, and at a speed comparable to the data sampling 
rate. As the CORDIC algorithm has the least hardware requirements, compared to the Taylor series 
method, further work will focus on using the CORDIC algorithm.  
Further Work 
In order to determine the indicated power, the indicated work needs to be computed from the area 
enclosed by the in-cylinder pressure-volume indicator diagram.   This can be estimated using a 
method such as the Trapezoidal rule.  In the next stage of this project, the calculation of this area 
and hence the indicated power will be implemented on the FPGA using the CORDIC algorithm.    
A future goal is to produce a real-time system which can analyse incoming crank angle data and 
display relevant operating parameters such as indicated power, indicated mean effective pressure 
and peak pressure.  This would involve development of an FPGA board with analogue to digital 
converters for reading the input and an LCD or 7-segment display. 
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